Signature

Attorney Docket No. $367.39268  imes 000$		ဝ	
First	Inventor or Application Identifier	Soren NORSKOV	À.
_	See 1 in Addendum		S.
	A4 2 1 - 1 - 1 A/-		200

Only for new nonprovisional applications under 37 C.F.R § 1.53(b)) Express Mail Label No. Assistant Commissioner for Pat APPLICATION ELEMENTS ADDRESS TO: **Box Patent Application** See MPEP chapter 600 concerning utility patent application contents. Washington, DC 2023 \* Fee Transmittal Form (e.g., PTO/SB/17) Microfiche Computer Program (Appendix) (Submit an original and a duplicate for fee processing) 6. Nucleotide and/or Amino Acid Sequence Submission Specification Total Pages (if applicable, all necessary) (preferred arrangement set forth below) Computer Readable Copy - Descriptive title of the Invention - Cross References to Related Applications Paper Copy (identical to computer copy) b. - Statement Regarding Fed sponsored R & D Statement verifying identity of above copies C. - Reference to Microfiche Appendix ACCOMPANYING APPLICATION PARTS - Background of the Invention - Brief Summary of the Invention Assignment Papers (cover sheet & document(s)) - Brief Description of the Drawings (if filed) 37 C.F.R.§3.73(b) Statement [ Power of - Detailed Description (when there is an assignee) - Claim(s) 9 English Translation Document (if applicable) - Abstract of the Disclosure Copies of IDS Information Disclosure n. Citations Drawing(s) (35 U.S.C. 113) Total Sheets Statement (IDS)/PTO-1449 Preliminary Amendment 4. Oath or Declaration Return Receipt Postcard (MPEP 503) X Newly executed (original or copy) (Should be specifically itemized) Copy from a prior application (37 C.F.R. § 1.63(d)) \* Small Entity Statement filed in prior application (for continuation/divisional with Box 16 completed) 13. Statement(s) Status still proper and desired (PTO/SB/09-12) **DELETION OF INVENTOR(S)** Certified Copy of Priority Document(s) Signed statement attached deleting (if foreign priority is claimed) inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b). See 2 in Addendum \* NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28). 16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment: Continuation-in-part (CIP) of prior application No. Divisional Continuation Group / Art Unit. Examiner Prior application information: For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts. 17. CORRESPONDENCE ADDRESS 020457 Correspondence address below Customer Number or Bar Code Labe ! (Insert Customer No. or Attach bar code label here) Name Address State Zip Code City Telephone Country Registration No. (Attorney/Agent) 29,621 Name (Print/Type) Carl J. Brundidge

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

PTO/SB/17 (12/99)
Approved for use through 09/30/2000 OMB 0651-0032
Patent and Trademark Office: U S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

FEE	TR	AN	SMI	TTAL
•	for	FY	200	0

Patent fees are subject to annual revision.

Small Entity payments <u>must</u> be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.

See 37 C.F.R. §§ 1.27 and 1 28.

TOTAL AMOUNT OF PAYMENT

(\$)990.00

Complete if Known				
Application Number		Α,		0
Filing Date	November 27, 2000	S	وا	Ō
First Named Inventor	Soren NORSKOV	<u>.</u>	2	7
Examiner Name		18	6	<u> </u>
Group / Art Unit		9	0	
Attorney Docket No.	367.39268X00	T	1	_

METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)			
The Commissioner is hereby authorized to charge	3. ADDITIONAL FEES			
1. Indicated fees and credit any overpayments to	Large Entity Small Entity Fee Fee Fee Fee Fee Fee Description	Fee Paid		
Deposit Account 01_2135	Code (\$) Code (\$)	ree raiu		
Account Number 01-2135	105 130 205 65 Surcharge - late filing fee or oath	0.00		
Deposit	127 50 227 25 Surcharge - late provisional filing fee or cover sheet.	0.00		
Account Name Antonelli, Terry, Stout&Kraus, LLP	139 130 139 130 Non-English specification	0.00		
Charge Any Additional Fee Required	147 2,520 147 2,520 For filing a request for reexamination	0.00		
Under 37 CFR §§ 1 16 and 1 17	112 920* 112 920* Requesting publication of SIR prior to	0.00		
2. 🗓 Payment Enclosed:	Examiner action  113 1,840* 113 1,840* Requesting publication of SIR after			
Check Money X Other	Examiner action	0.00		
FEE CALCULATION	115 110 215 55 Extension for reply within first month	0.00		
1. BASIC FILING FEE	116 380 216 190 Extension for reply within second month	0.00		
Large Entity Small Entity	117 870 217 435 Extension for reply within third month	0.00		
Fee Fee Fee Fee Description Code (\$) Code (\$) Fee Paid	118 1,360 218 680 Extension for reply within fourth month	0 00		
101 690 201 345 Utility filing fee 710.00	128 1,850 228 925 Extension for reply within fifth month	0.00		
106 310 206 155 Design filing fee	119 300 219 150 Notice of Appeal	0.00		
107 480 207 240 Plant filing fee	Request for eral hearing	0.00		
108 690 208 345 Reissue filing fee	Detition to institute a nublic use proceeding	0.00		
114 150 214 75 Provisional filing fee	Detition to revive unavoidable	0.00		
SUBTOTAL (1) (\$) 710.00	140 110 240 55 Petition to revive - unavoidable  141 1,210 241 605 Petition to revive - unintentional	0.00		
2. EXTRA CLAIM FEES	142 1,210 242 605 Utility issue fee (or reissue)	0.00		
Fee from	143 430 243 215 Design issue fee	0.00		
Total Claims 16 -20** = 0 X 18 = 0	144 580 244 290 Plant issue fee	0.00		
Independent 6 - 3** = 3 x 80 = 240	122 130 122 130 Petitions to the Commissioner	0.00		
Claims	123 50 123 50 Petitions related to provisional applications	0.00		
**or number previously paid, if greater; For Reissues, see below	126 240 126 240 Submission of Information Disclosure Stmt			
Large Entity Small Entity Fee Fee Fee Fee Description	581 40 581 40 Recording each patent assignment per	0.00		
Code (\$) Code (\$)	property (times number of properties)	40.00		
103 18 203 9 Claims in excess of 20 102 78 202 39 Independent claims in excess of 3	146 690 246 345 Filing a submission after final rejection (37 CFR § 1 129(a))	0.00		
102 78 202 39 Independent claims in excess of 3 104 260 204 130 Multiple dependent claim, if not paid	149 690 249 345 For each additional invention to be examined (37 CFR § 1 129(b))	0.00		
109 78 209 39 ** Reissue independent claims	, , , , , , , , , , , , , , , , , , ,			
over original patent  110 18 210 9 ** Reissue claims in excess of 20	Other fee (specify)	0.00		
and over original patent	Other fee (specify)	0.00		
SUBTOTAL (2) (\$) 240.00	Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$) 40	0.00		
SUBMITTED BY Complete (if applicable)				
Registration No 20 C21 Telephone 702 212 6600				
Signature	Date 11-27-0	0		

WARNING;

Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Washington, DC 20231.

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants:

S. NORSKOV

Serial No.:

Not yet assigned

Filed:

November 27, 2000

For:

GROUND PLANE FOR A SEMICONDUCTOR CHIP

Group:

Not yet assigned

Examiner: Not yet assigned

#### PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

November 27, 2000

Sir:

Prior to examination, please amend the above-identified application as follows.

# IN THE SPECIFICATION

Please amend the specification as follows:

Page 8, line 15, delete "What is claimed is:".

#### IN THE CLAIMS

Page 9, line 1, insert -- What is claimed is:--

Please cancel claims 14-16 without prejudice or disclaimer of the matter therein.

Please amend claims 3 and 5-10 as follows:

- 3. (Amended) Ground plane according to claim 1 [or 2], wherein the dielectric layer is an integral part of said chip.
- 5. (Amended) Ground plane according to claim 3 [or 4], wherein said dielectric layer comprises silicon oxide.
- 6. (Amended) Ground plane according to [one of the proceeding claims] claim 1, wherein said second capacitor plate comprises a layer of conductive glue.
- 7. (Amended) Ground plane according to [any of the preceding claims] claim 1, wherein said capacitor plate is a metallic layer on said supporting member.
- 8. (Amended) Ground plane according to <a href="claims">claim</a> [claims] 6 [and 7], wherein said layer of conductive glue is provided between said metallic layer and said dielectric layer.
- 9. (Amended) Ground plane according to [one of the proceeding claims] claim 1, wherein said at least one electrically conducting via extending through said supporting member is directly connected to the second capacitor plate.

10. (Amended) Ground plane according to claim 7[,8 or 9], wherein said vias and said metallic layer are integrally formed from the same metal.

Please add new claims 17-21 as follows:

- -- 17. Ground plane according to claim 2, wherein the dielectric layer is an integral part of said chip.
- 18. Ground plane according to claim 4, wherein said dielectric layer comprises silicon oxide.
- 19. Ground plane according to claim 7, wherein said layer of conductive glue is provided between said metallic layer and said dielectric layer.
- 20. Ground plane according to claim 8, wherein said vias and said metallic layer are integrally formed from the same metal.
- 21. Ground plane according to claim 9, wherein said vias and said metallic layer are integrally formed from the same metal.--

### IN THE ABSTRACT

Line 12, delete "Fig. 1".

## REMARKS

Entry of the above amendments prior to examination is respectfully requested.

Please charge any shortage in fees due in connection with the filing of this paper, or credit any overpayment of fees, to the deposit account of Antonelli, Terry, Stout & Kraus, LLP, Deposit Account No. 01-2135 (367.39268X00).

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS, LLP

Carl I. Brundidge

Registration No. 29,621

CIB/jdc (703) 312-6600

# Ground plane for a semiconductor chip.

## 5 Background of the invention

The present invention relates to the design and production of integrated circuits and to the packaging of such circuits, more specifically the proposed invention relates to a ground plane for a semiconductor chip adapted to be mounted on a supporting member in a chip package.

10

15

In all analogue circuit design it is desirable to have a ground that is as close to 0 volt AC as possible. Normally circuit design assumes that ground nodes do not carry any AC-voltage. If a ground node, contrary to this assumption, does carry an AC-voltage, this may lead to unpredictable behaviour, e.g. increased noise, distortion or even instability. The root cause of this is that all conductors have a non-zero impedance. This means that when a ground node has to source or sink a current there will be a voltage drop between it and the actual ground point. This effect is much more pronounced in RF-circuits because the inductive nature of the impedance.

20

25

30

In integrated circuits the ground point of the die (semiconductor chip) is connected to the exterior via a bonding wire connected between the die and the interposer (or leadframe). The impedance of the bonding wire is important at RF-frequencies, and this makes it difficult to realise a proper ground node on the die. If the die is made bigger in order to make the bonding wire shorter, this only moves the problem from the bonding wire to the die because the conductor on the die has to be longer.

Several solutions has been proposed to solve this problem. One is to make the IC-package very small and the bonding wires short. This solution has several

drawbacks. It is only viable for small scale integration circuits. In large scale integration circuits the die is larger and the ground conductors on the die are correspondingly longer. And even for small scale integrated circuits it only reduces the problem, but does not solve it.

5

15

20

25

30

Another solution is to have multiple conductors in parallel. This is often used in RF-PA-stages, but is not really practical for large scale integrated circuits as the multiple connections take up a lot of space

# 10 Summary of the invention

According to a first aspect of the invention an AC-ground plane is provided for a semiconductor chip adapted to be mounted on a supporting member in a chip package, wherein said ground plane comprises at least one first capacitor plate provided within said chip, and at least one second capacitor plate provided on said supporting member, said first and second capacitor plate being separated by a dielectric layer and capacitively coupled to each other via this layer, and said ground plane comprising at least one first conducting member, said first conducting member being at least one electrically conducting via extending through said supporting member and electrically coupled in series with said second capacitor plate.

According to a second aspect of the invention an AC-ground plane is provided for a semiconductor chip adapted to be mounted on a supporting member in a chip package, comprising a capacitor and an inductor having a resonant frequency which approximately equals the working frequency of the integrated circuit.

According to a third aspect of the invention there is provided a method for providing a tuned RF-ground plane for a semiconductor chip mounted on a supporting member in a chip package. The method includes steps of providing

a metal covered area on the surface of said supporting member, and providing a number of vias electrically connected to said metal covered area and extending therefrom through said supporting to the opposite side thereof, connecting in parallel at least two of said number of vias.

In general terms according to the present invention the problem is solved by placing a metal-covered area on the interposer under the die. Vias on the interposer connect the area to the underside of the interposer. The die is glued to the area with conducting glue. A capacitor is thus formed, the capacitor being formed by the die substrate, the oxide layer on the underside of the die, and the conductive plate on the interposer. By making all other associated impedances as small as possible, e.g. by connecting the metal-plate on the top side of the interposer to the bottom side by using multiple vias in parallel, the resulting impedance can be made very low, less than 20 Ohms, even at high frequencies. If the integrated circuit has a well defined working frequency, the RF-ground plane can be tuned to that frequency by choosing the dimensions of the associated conductors, and the thus the inductance of said conductors, so that the resonant frequency of said inductance and capacitor coincides with said working frequency. The impedance at said working frequency can be made extremely low, close to 2 Ohm.

According to a third aspect of the invention there is provided a semiconductor chip package comprising a semiconductor chip and a supporting member, said supporting member comprising at least one metal covered area and at least one electrically conductive via extending from said metal covered area through said supporting member. The semiconductor chip package is characterised in that the chip is adhered to the supporting member by means of conductive glue and that said conductive glue is in electrical contact with said metal covered area.

The invention will now be described in more detail, by means of the drawings, which show non-limiting exemplary embodiments of the invention.

# 5 Brief Description of the Drawings

Fig. 1 schematically shows a cross section of the preferred embodiment of a semiconductor chip and interposer assembly of an integrated circuit package according to the invention in a situation where the assembly is mounted on a printed circuit board (PCB).

10

Fig. 2 shows a top plan view of the chip and interposer assembly of fig. 1.

Fig. 3 schematically shows an electric circuit diagram for the LC series circuit of the chip and interposer assembly of fig. 1.

15

Fig. 4 schematically shows impedance characteristics for the bonding wire and via, and the total impedance, respectively, for the preferred embodiment.

# Detailed Description of the invention

20 Referring first to fig 1, there is shown a semiconductor chip 1. The semiconductor chip includes an insulating layer 2. Typically this layer 2 would be an integrally formed layer comprising an oxide of the semiconductor material, i.e. silicon dioxide if the chip is made from silicon. The dielectric coefficient of silicon dioxide is app. 3.9.

25

30

The chip 1 is glued to an insulating interposer 4 carrying a conductive area 5. Typically the conductive area 5 is a metal covered area. The glue 3 is conductive and serves not only the purpose of adhering the chip 1 to the interposer 4, but also forms a capacitor plate, capacitively coupled to internal parts (not shown) of the chip, but insulated therefrom by the insulating layer 2.

10

20

25

In the following these internal parts are referred to as capacitor plates regardless of their actual shape, i.e. all current carrying parts within the chip are considered as forming capacitor plates.

From the conductive area 5 on the surface of the interposer 4 a number of vias 7 extend through the interposer 4 to the opposite surface thereof, where they may be contacted by a printed circuit board (PCB) 10.

In this respect it should be noticed that even though the metal coated area in the embodiments shown corresponds largely to the dimensions of the chip this is not a prerequisite for the invention to work. Instead, because the conductive glue defines the capacitor plate vis-à-vis the internal parts, it is in principle sufficient to contact the glue 3 to the vias 7.

15 Even though it could be imagined that the metal covered area 5 on the interposer 4 could provide the capacitor plate directly, i.e. instead of providing the capacitor plate in by means of conductive glue 3, this is less desirable.

There are several reasons for this. Using a non-conductive glue between the chip 1 and the metal covered area 5, increases the thickness of the dielectric insulating material between the capacitor plates and thus decreases the capacitance value for the capacitor C<sub>5</sub> thus formed. Further the thickness of the glue will be much less well defined than the thickness of the insulating layer 2, such as a silicon dioxide layer, on the chip, which, due to the precision in the manufacturing process for the chip 1, may be made very thin and well defined.

The capacitance value has been found to be approximately ten times higher when using conductive glue as compared to non-conductive glue.

Thus without the conductive glue 3 the capacitance value becomes both smaller and less predictable.

The vias 7 form a conducting member which connects the second capacitor plate to an exterior ground node according to the invention.

Though each via 7 at the frequencies of interest only exhibits a relatively small impedance, it will in the envisaged applications be important to have a large number of vias 7 coupled in parallel in order to lower the impedance further over a range of frequencies.

Thus, in order to have as many vias 7 as possible and the best possible electrical connection from the glue to these it is desirable to have a large metal covered area, preferably formed integrally with the vias 7.

15

20

10

It is known that any conducting member exhibit an inductance. Thus, an LC series circuit is formed by the capacitance provided between internal parts of the chip and the conductive glue 3 separated by the dielectric layer 2, and the inductance provided by the vias 7. If the chip has a well defined working frequency, the number of vias may be chosen, so that the series resonant frequency of the inductance provided by the vias and the aforementioned capacitance, approximately matches the working frequency of the chip. In this way an extremely low ground impedance, 2 Ohms or less, can be achieved.

25 It should be noted that the vias 7 in the preferred embodiment are not connected in parallel directly on the supporting interposer 4. Instead they are, as shown in fig. 5, connected in parallel via the conductive paths 16 on the printed circuit board 10 on which the chip package, containing the chip 1 and interposer 4 assembly according to the invention, is eventually mounted.

This is only to illustrate one way of connecting the vias 7 in parallel, and numerous other ways may be devised by the skilled person.

In particular it should be noted, that the resonant frequency of the ground plane is influenced by the number of vias 7 actually connected in parallel for a given application, and by the way this is done, as well as by the inductance of the die and the layout of the PCB 10.

Further, as shown in fig. 1, a number of DC ground paths may be provided.

10

25

5

A ground pad 13 is connected to a via 6 through a bonding wire 8 which in turn is connected to the PCB ground plane 12 by via 14. The impedance of this path is essentially inductive at the frequencies of interest.

- 15 Another ground pad 15 is connected to conducting member 11 on interposer 4 through bonding wire 9 which is connected to the PCB ground plane 12 by vias 7. Either, or both, of the above described DC ground paths may be used. It should be noted that most circuits require at least one DC ground path.
- The DC ground paths may also be used for AC signals if very low ground impedance is not required.

The components in the diagram carries indices corresponding to the reference numerals on fig. 1. Thus  $L_1$  is the inductance of the die itself,  $L_8$  is the inductance of the bonding wire 8,  $L_{14}$  the inductance of the via 14,  $C_5$  the capacitance between internal parts of the chip 1 and the capacitor plate provided by the glue 3,  $L_9$  the inductance of bondwire 9,  $L_{11}$  the inductance of conducting member 11 on interposer 4, and  $L_7$  the combined inductance of the vias 7, when they are eventually connected in parallel.

Fig. 4 illustrates the difference between the impedance to ground when an AC-ground plane according to the invention is used (normal line), and when only the inductive DC ground is used (dotted line). Both axes are logarithmic. In particular the dip in impedance at  $f_0$  should be noted, since at this specific frequency the impedance of the ground path becomes virtually zero. Thus if this frequency  $f_0$  matches the operating frequency of the chip, a very low impedance ground path is provided for the chip. However, even if  $f_0$  is not tuned to the working frequency of the circuit the ground impedance obtained by using the AC-ground plane is still much lower that it would have been without it provided that the working frequency of the circuit is greater than  $f_a$ 

It has been found that using the an AC-ground plane according to the invention there may be provided a substantial noise reduction at desired frequencies.

15 What is claimed is:

5

1. A ground plane for a semiconductor chip adapted to be mounted on a supporting member in a chip package, wherein said ground plane comprises at least one first capacitor plate provided within said chip, and at least one second capacitor plate provided on said supporting member, said first and second capacitor plate being separated by a dielectric layer and capacitively coupled to each other via this layer, and said ground plane comprising at least one first conducting member, said first conducting member being at least one electrically conducting via extending through said supporting member and electrically coupled in series with said second capacitor plate.

10

5

2. Ground plane according to claim 1, wherein the resonant frequency of the capacitance provided by said first capacitor plate and said second capacitor plate, and the inductance provided by said first conducting member, is approximately equal to the intended working frequency of said chip.

- 3. Ground plane according to claim 1 or 2, wherein the dielectric layer is an integral part of said chip.
- 4. Ground plane according to claim 3, wherein said dielectric layer covers theentire surface of the chip facing the supporting member.
  - 5. Ground plane according to claim 3 or 4, wherein said dielectric layer comprises silicon oxide.
- 25 6. Ground plane according to one of the proceeding claims, wherein said second capacitor plate comprises a layer of conductive glue.
  - 7. Ground plane according to any of the preceding claims, wherein said capacitor plate is a metallic layer on said supporting member.

10

15

20

- 8. Ground plane according to claims 6 and 7, wherein said layer of conductive glue is provided between said metallic layer and said dielectric layer.
- 9. Ground plane according to one of the proceeding claims, wherein said at
  5 least one electrically conducting via extending through said supporting member is directly connected to the second capacitor plate.
  - 10. Ground plane according to claim 7, 8 or 9, wherein said vias and said metallic layer are integrally formed from the same metal.
  - 11. Method for providing a ground plane for a semiconductor chip mounted on a supporting member in a chip package, characterised in providing a metal covered area on the surface of said supporting member, providing a number of vias electrically connected to said metal covered area and extending therefrom through said supporting to the opposite side thereof, connecting in parallel at least two of said number of vias.
  - 12. Method for providing a tuned ground plane for a semiconductor chip mounted on a supporting member in a chip package according to claim 10, wherein the semiconductor chip is adhered to said supporting member by means of a conductive glue.
  - 13. Semiconductor chip package comprising a semiconductor chip and a supporting member, said supporting member comprising at least one metal covered area and at least one electrically conductive via extending from said metal covered area through said supporting member, wherein said chip is adhered to the supporting member by means of conductive glue and that said conductive glue is in electrical contact with said metal covered area.


- 14. LC series circuit for a semiconductor chip substantially as herein before described with reference to figs. 1-4 of the accompanying drawings.
- 15. Method for providing a tuned RF-ground plane for a semiconductor chip mounted on a supporting member in a chip package substantially as herein before described with reference to figs. 9-10 of the accompanying drawings.
  - 16. Semiconductor chip package comprising a semiconductor chip and a supporting member substantially as herein before described with reference to figs. 1-4 of the accompanying drawings.

### ABSTRACT

AC-ground plane is for a semiconductor chip adapted to be mounted on a supporting member in a chip package, wherein said ground plane comprises at least one first capacitor plate provided within said chip, and at least one second capacitor plate provided on said supporting member, said first and second capacitor plate being separated by a dielectric layer and capacitively coupled to each other via this layer, and said ground plane comprising at least one first conducting member, said first conducting member being at least one electrically conducting via extending through said supporting member and electrically coupled in series with said second capacitor plate.

Fig. 1

5








Fig.2





Application Serial No

### **DECLARATION AND POWER OF ATTORNEY - PATENT APPLICATION**

As a below named inventor, I hereby declare: that my citizenship, residence and post office address are as stated below; that I verily believe I am the original, first and sole inventor (if only one is named below) or a joint inventor (if plural inventors are named below) of the invention entitled:

## Ground plane for a semiconductor chip

the specification of	of which	X is att	ached hereto	
	_	was filed on Serial No	as A and was am	pplication ended on 
I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a). I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:				
	ate naving	g a ming date	before that of the app	Silication on which phonty is
			before that of the app	Priority Claimed
claimed: Prior Forei	gn Applic		26/11/1999	Priority Claimed
claimed:	gn Applic GB		26/11/1999	Priority Claimed YES

I hereby appoint as principal attorneys: Donald R. Antonelli, Reg. No. 20,296; David T. Terry, Reg. No. 20,178; Melvin Kraus, Reg. No. 22,466; William I. Solomon, Reg. No. 28,565; Gregory E. Montone, Reg. No. 28,141; Ronald J. Shore. Reg. No. 28,577; Donald E. Stout, Reg. No. 26,422; Alan E. Schiavelli. Reg. No. 22,973, Reg. No. 32,087; James N. Dresser, Carl ١. Reg. No. 29,621; and Paul J. Skwierawski, Reg. No. 32,173; to prosecute and transact all business in the Patent and Trademark Office connected with this application and any related United States and international applications.

Status-patented, pending or abandoned

The same of the sa

Please Direct all Communications to:

Direct Telephone Calls To:

Antonelli, Terry, Stout & Kraus, LLP Suite 1800 1300 North Seventeenth Street Arlington, Virginia 22209 (703) 312-6600

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

(Full Name)

(Signature)

20/2 2		Skov Solu Varsh			
Date: LL/08 Lova	Inventor: SOREN NORS				
Residence: COPENHAGEN N/DENMARK Citizenship: DANISH					
Post Office Address:					
KORSGADE 3, 2TH					
DK-2200 COPENHAG	EN N				
DENMARK					
<b>(</b> E	ull Name)	(Signature)			
(1	uli Name)	(Oignataro)			
Date:	Inventor:				
Residence:		Citizenship:			
Post Office Address:					
(F	full Name)	(Signature)			
Date:	Inventor:				
Residence:		Citizenship:			
Post Office Address:					